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Abstract 
Hardware configurable Single Channel Analyzer (SCA) is designed and developed to improve 
the performance and flexibility of the system compared with traditional approaches. In this 
work, a new technique has been introduced for changing the window between the Upper Level 
Detection (ULD) and the lower Level Detection (LLD) for SCA by a simple change in software, 
without any hardware modification. To check this technique, electric pulse generated from the 
detector conditioned by a preamplifier is fed to ADC through a processing circuit. When the 
ADC output value is higher than the LLD and lower than the ULD, then counter will count those 
values over a period of one minute and store the counting value in a register. Finally the stored 
counting values are given to LCD through other necessary circuits. In addition, maximum peak 
value, counts per minute and total counting value are also displayed on LCD. Associate 
firmware has been developed by Xilinx ISE Design suite 9.2 using VHDL code and tested on 
Xilinx Spartan 3E Starter board. This developed system may be effectively used for radiation 
monitoring of human body as well as environment. 
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Introduction 
1.1 Introduction 
Radiation is the emission or transmission of energy in the form of waves or particles through 
space or through a material medium, often categorized as either ionizing or non-ionizing 
depending on the energy of the radiated particles. This thesis gives importance on the 
Ionizing radiation. Ionizing radiation carries more than 10 eV, which is enough to ionize 
atoms and molecules, and break chemical bonds. This is an important distinction due to the 
large difference in harmfulness to living organisms. Common source of ionizing radiation 
are radioactive materials that emit α, β or γ radiation, consisting of helium nuclei, electrons 
or positrons, and photons, respectively. This radiation also comes from natural sources such 
as cosmic rays from the universe, the earth, as well as man-made sources (Artificial) such as 
those from nuclear fuel and medical procedures. Other sources include X-rays from medical 
radiography examinations, diagnostic imaging, cancer treatment (such as radiation therapy), 
radiation is also used in many industries including food irradiation, nuclear reactors with 
neutron fission etc. If these radiations used in a right technique then radiation is a blessing, 
but without its controlled uses it is very much harmful for creatures and environment. It is 
harmful when material that contains radioactive atoms is deposited on skin, clothing, or any 
place where is it not desired. It is important to remember that radiation does not spread or get 
"on" or "in" people; rather it is radioactive contamination that can spread. A person 
contaminated with radioactive materials will be irradiated until the source of radiation (the 
radioactive material) is removed. Basic control methods for external radiation is decrease 
Time, increase distance and increase shielding, i.e. minimum time of exposure is to 
minimize total dose, maximum distance is to source to maximize attenuation in air and 
minimize exposure is by placing absorbing shield between worker and source. 
Because of radiation hazards many diseases occur and in the long run leads to death. 
Therefore to grow awareness in the people about radiation it is needed to develop available 
facility for radiation detection and monitoring.  
The nuclear radiation cannot be detected by human senses, therefore need equipment, so 
called "Nuclear Counting System" to detect and measure that radiation. In nuclear counting 
system, Single Channel Analyzer (SCA) is used for measuring radiation. In this work, we 
attempt to develop a Field Programmable Gate Array (FPGA) based SCA system that can 
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detect and measure the nuclear radiation by counting the electric pulses, which are produced 
by the detector. Number of output pulses is proportional to the number of incoming 
radiation. This system has a lower and an upper level discriminator and produces an output 
logic pulse whenever an input pulse falls between the discriminator levels. All voltage pulses 
in a specific range of discriminator can be selected and counted by counter [1] and finally 
displays these counts in LCD.  
Nuclear Counting Systems are employed in nuclear medicine to measure radioactivity for 
various purposes such as radioimmunoassay and competitive protein binding assay of drugs, 
hormones and other biologically active compounds; and for radionuclide identification, 
quality control and radioactivity examines in radio pharmacy and radiochemistry. SCA is an 
easy and efficient system for radiation detection and counting. The developed system can 
also be used in Health Physics Division of Atomic Energy Centre, Dhaka for measuring 
Gamma radiation of background, imported food samples and also vegetables, water & soil 
samples of different districts of Bangladesh. In future the system can be employed in 
Rooppur Nuclear Power Plant (RNPP) for environmental radiation monitoring purposes. 
 
Many researchers have reported their design and application on FPGA based system and 
SCA. A. Ezzatpanah Latifi developed design and construction of an accurate timing Single 
Channel Analyzer [2]. Amitkumar Singh designed and simulated a system on FPGA based 
digital multi channel analyzer for nuclear spectroscopy application [3]. Hui Tan reported the 
design on single channel beta-gamma coincidence detection of radioactive xenon using 
digital pulse shape analysis of phoswich detector signals [4]. From this scientific information 
on the use of FPGA based system; the proposed system was focused on a new technology 
applied in Nuclear Counting System. In existing SCA, hardware modification is necessary to 
change window between upper level detection (ULD) and lower level detection (LLD) to 
detect radiation from different radiation sources, which has less flexibility. In our proposed 
design, an FPGA based SCA nuclear counting system has been completed which does not 
require hardware modification to change window between ULD and LLD and can be easily 
performed by software control. As the system can be made possible by a single FPGA chip, 
it takes less time to modify the design and will also be cost effective but other side the 
difficulties had to face in my design is unavailability of detector and another is the system 
works at low range activity. Finally, in this thesis we report the design and development of 
an FPGA based nuclear counting system which can make reconfigurable hardware by 
software, has high precision and faster than other microcontroller based system. 
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1.2 Scope of work 
We know radiation is harmful but if it is used in controlled way then it is very much useful 
in different field. So the main objective of our work is to detect and monitor radiation and 
grow consciousness in the people. The system is FPGA based so the hardware is 
reconfigurable by software. XC3S500E FPGA of Xilinx is used in our design because we 
have Xilinx SPARTAN 3E, Starter board. VHDL and Verilog are used for programming 
FPGA. In our design VHDL is used for coding. The detector Model 712, LND, INC. 
(Halogen GAS) which is used in this design it can perform to detect Gamma Ray (γ-ray) and 
Beta Ray (β-ray). Our designed system offer high precision and is portable and fast which 
can effectively detect and count activity range for Gamma radiation from .01 to 1000 count 
per minute (CPM). Consider low activity range from 0.2 to 1.0 Micro Sivert per Hour (µSv 
h
-1)
 is equivalent to 20 to 100 CPM. 
 
All types of ionizing radiation are controlled by three ways: Time, Distance and Shielding. 
We have used in this thesis distance parameter for monitoring radiation. A commercial 
Survey Meter (GAMMA-SCOUT)  and our developed FPGA based SCA system was placed 
at a fixed point and the distance of radioactive point source 
137
Cs was varied in cm. We also 
used point source 
60
Co and 
131
I for measurement radiation. We have presented data for point 
source 
137
Cs in performance evaluation. Difficulty faced in this work, is the unavailability of 
detector also during measurement of radiation at have to care of experiment time since it is 
harmful for human and environment. Except for these difficulties, as our system has 
flexibility to configure hardware and it can replace complex analog nuclear counting 
circuitry.  
 
Our system can be used for radionuclide identification in nuclear power plants, Health 
Physics Division of different organizations etc. which may overcome the in availability of 
effective nuclear counting systems in the market. Also the system will open a new era of 
radionuclide characterization research in the field of nuclear medicine, radio pharmacy, 
radiochemistry etc. 
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1.3 Thesis Organization 
The thesis has been divided into six chapters for step by step development. 
 
In Chapter 1, introduction, literature review and scope of work have been stated. 
 
In Chapter 2, radiation & its sources, characteristics of radiation, its energy, radiation 
detectors, nuclear counting system, different type of nuclear counting system, and details of 
Single Channel Analyzer have been explained. 
 
Chapter 3 deals with  FPGA, its internal architecture, characteristics of FPGA, uses of 
FPGA, introduction to VHDL, VHDL constructs, basic VHDL programming, programming 
in Software Xilinx ISE design suite 9.2 and FPGA programming step have been presented. 
 
 
In Chapter 4, Design scenario for nuclear counting system, specification of the developed 
FPGA based SCA system, setting of high voltage to detector, detector plateau measurement 
for different voltage, the proposed FPGA based SCA, gain amplifier and ADC, 
discriminators, counters, timer, display, software development, view of RTL schematic 
design, flow diagram of SCA VHDL code, schematic design of SCA, design summery and 
software development have been described. 
  
In Chapter 5, implementation of FPGA based single channel analyzer, experimental setup 
for performance evaluation, comparison of developed FPGA based SCA system with 
commercial survey meter results & its findings and discussion have been presented. 
   
Chapter 6 concludes the work and provides directions for further work.  
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2.1 Introduction 
 
This chapter describes theoretical consideration of the source of radiation, its characteristics, 
energy distribution of common isotopes, radiation detectors, different type of nuclear 
counting system and single channel analyzer etc. 
 
2.2 Radiation & its sources 
 
Generally ionizing radiation is called radiation. Radiation is electromagnetic wave that 
propagates through matter or space.  Radiation is usually classified into non-ionizing (visible 
light, TV, radio wave) and ionizing radiation. Ionizing radiation has the ability to knock 
electrons off of atoms changing its chemical properties. When radiation enters a body, it can 
deposit enough energy that can directly damage DNA. It causes much ionization of atoms in 
tissues that would eventually cause damage to critical chemical bonds in the body. The effect 
can be acute (happen right away such as radiation burns, sickness, nausea) or delayed (long-
term, such as cancer). 
 
2.3 Characteristics of Radiation 
 
Radiation is characterized by its intensity & energy. The intensity is the number of radiation 
(photon) per unit time emitted by the source and absorbed by the detector. The intensity of 
the radiation depends on the activity (in Currie or Becquerel) of the source. Energy is the 
strength of each radiation emitted by the source. The radiation energy is characteristic to the 
type of the source. For instance, the isotope 
137
Cs emits radiation with energy of 662 keV. 
So, isotope 
137
Cs with activity of 100 Becquerel (Bq) will emit 100 radiations per second and 
each radiation has strength of 662 keV. Radiation source that has activity of 100 Bq emits 
approximately 100 radiations per second. The radiation intensity is random in time, 
following the Gaussian or normal distribution. So, if we carry out repetitive measurements of 
radiation intensity with the same condition, we will not get the same result. There will be a 
fluctuation between those values [5]. 
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2.4 Radiation energy & energy distribution of some common isotopes 
 
The following table shows some common isotopes & their radiation energy distribution 
which are used for calibration of nuclear counting system [5].  
 
Table 2.1: Radiation energy of some common isotopes 
 
 
Isotope Energy (keV) Relative Intensity( % ) 
 
137
Cs 
 
662 
 
85 
60
Co 
1173 
1332 
99 
100 
22
Na 
511 
1274 
 
200 
95 
 
 
The following Fig. 2.1 shows the ideal distribution of emitted radiation from 
137
Cs, 
60
Co and 
22
Na isotopes. With assumption that all of those isotopes have 100 Bq activity. (1 Bq equal to 
1 nuclear disintegration per second). 
 
Fig. 2.1:   Energy distribution of radiation emitted from some common isotopes 
 
2.5 Radiation Detectors 
 
As radiation is harmful to our health, we need detectors that are capable of sensing the 
presence and measuring the intensity of radiation, most common radiation detectors are 
Geiger-Muller (GM) tubes which are gas-filled radiation detectors, useful, cheap and robust. 
A GM tube basically detects the presence and intensity of radiation. Geiger counters which 
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use GM tube as a detector are used to detect usually gamma and beta radiation, but some 
models can also detect alpha radiation. 
 
Ionizing radiation that is associated with radioactivity cannot be directly detected by human 
senses. Ionization is the process whereby the radiation has sufficient energy to strip electrons 
away from atoms. The ionization results in the formation of free electrons and an ionized 
atom that has lost some of its orbital electrons. Examples of ionizing radiation include 
particles such as alpha and beta particles, and photon radiation such as x-rays and gamma 
rays. Neutrons and protons can also cause ionizations [5].  
 
The front end of every counting system is a radiation detector, which converts incoming 
radiation to an electric charge. Ideally, the detector will produce an electric pulse every time 
a radiation comes in, but this doesn’t happen in the real situation. Efficiency is a 
terminology, which used to compare between the number of electric pulses produced by 
detector and the number of incoming radiations. Some detectors have efficiency in order of 
50% but other detectors have efficiency less than 10%. The most probable interaction that 
occurs in the detector is the ionization process. In this process, the material absorbs radiation 
energy and then one or more electrons are ejected from their orbital which is shown in Fig. 
2. 2. 
 
 
 
 
Fig. 2.2:   Ionization process 
 
The number of electrons that are ejected from their orbital depends on the energy of 
incoming radiation. Stronger radiation energy will eject more electrons. In order to produce 
an electric pulse, those free electrons (electric charge) have to be captured and stored in a 
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capacitor. Voltage of the output pulse  ΔV is equal to the total number of stored electrons 
Σe− divided by the capacitance C of detector as shown below, thus the pulse height is 
correlated linearly to the radiation energy in counting system [5]. 
 
 𝚫𝐕 =
𝚺𝐞−
𝒄
   ……(2.1) 
 
 
Fig. 2.3:   Output pulse from detector 
 
 
The shape of output pulses from detector is shown in above Fig. 2.3 which is exponential 
due to discharging capacitor phenomena. The pulse height is proportional to the radiation 
energy and ideally, each incoming radiation will produce an electric pulse. Sometimes it 
happens that consecutive radiations come too close (due to random in time characteristic), 
thus the second pulse will start on the tail of the first pulse (pile up). 
 
There are three types of detector that most frequently used, gas filled detector, scintillation 
detector and semiconductor detector. The construction of a gas filled detector is very simple, 
the scintillation detector has very high efficiency, and semiconductor detectors have very 
high resolution. In my project gas filled (GM) tube detector has been used [5]. 
 
2.6 Nuclear Counting System 
 
Based on its application, there are many types of nuclear counting system in the market, 
starting from very simple and compact equipment such as a survey meter, which is used for 
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radiation protection (health physics) purpose, to very complex and large scale equipment 
such as nuclear reactor instrumentation and control unit [5]. 
 
 
 
Fig. 2.4:   Configuration of measuring the radiation 
 
2.7 Different type of Nuclear Counting System 
 
Basically, all nuclear counting systems have the same principle. When the detector is hit by a 
radiation, it will convert the radiation energy to be an electronic signal and then those signals 
are processed by electronic signal and finally can be displayed as an useful information. 
 
Depending on the application, the counting systems can be roughly grouped into 
 
 Single Channel Analyzer (SCA) 
 Multi Channel Analyzer (MCA)  
The measurements of radiations can be distinguished into two categories, the first is 
measuring the number of radiations or intensity and the second is measuring the energy 
distribution. Single Channel Analyzer (SCA) is used for measuring the number of radiations 
or intensity. A MCA is used for measuring the energy distribution (energy spectrum) of 
incoming radiation. The spectrum can give information about the intensity at each energy 
level or on the other hand energy peaks of the incoming radiation can be determined [5]. 
 
2.8 Single Channel Analyzer (SCA) System 
 
SCA is used for counting the number of incoming radiation at selected energy range. The 
SCA has a lower and an upper level discriminator and produces an output logic pulse 
whenever an input pulse falls between the discriminator levels. With this device, all voltage 
pulses in a specific range can be selected and counted.  
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The measurements of radiations can be distinguished into two categories, the first is 
measuring the number of radiations or intensity and the second is measuring the energy 
distribution. The intensity of radiation can be measured just by counting the electric pulses, 
which are produced by the detector. Number of output pulses is proportional to the number 
of incoming radiation. In my project single channel analyzer system is used to measure the 
number of radiations or intensity. 
 
When radiation hits the glass window of detector of SCA, detector converts this radiation 
into electric pulse and amplifier amplifies this pulse and feeds it to discriminator. 
Discriminator produces TTL logic signal, when the incoming pulse falls between the 
selected voltage level and counter counts this logic signal from the discriminator for certain 
interval time. Single Channel Analyzer system consists of some blocks of electronic circuit 
details has been described below, except the detector, as following Fig. 2.5. 
 
 
 
 
Fig. 2.5:   Overview of SCA system 
 
 
2.8.1 High Voltage Power Supply (HVPS) 
 
HVPS is needed for polarizing the detector. Free electrons which produced by ionization 
process have to be captured and stored. There must be an electric field in order to push or 
attract the free electrons to the anode (positive electrode). If there is lack of electric field, the 
free electrons will move randomly and cannot be captured by the anode. 
 
2.8.2 Amplifier 
 
Amplifier has two functions, shaping and amplifying the electric pulses from detector. The 
peak of exponential pulses from detector is too sharp to be measured or distinguished and the 
tail is too long. So, they have to be shaped as Gaussian pulses, which are more flat at the 
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peak and have not a so long tail in Fig. 2.6 shows the output pulses from detector and 
amplifier. 
 
The second function of amplifier is to amplify the amplitude of the pulses. Output pulses of 
detector are in order of mV or even hundreds of μV, so it has to be amplified to few Volts. 
The amplifier must have facility to change the gain factor of the pulse amplification [5]. 
 
 
 
 
Fig. 2.6:   Output pulses from detector and amplifier 
 
2.8.3 Discriminator  
 
Discriminator has a function to discriminate the analog incoming pulses, which comes from 
the amplifier. The discriminator will produce a TTL logic signal, when the incoming pulse 
fulfills the energy range criteria, which is defined by the user selectable lower - and upper 
level shows in Fig. 2.7. Energy range between the red mark lower and upper level is called 
window of SCA.  Only the window voltage is acceptable for counting radiation. Then the 
lower and upper levels of the discriminator are set at little bit lower and higher than that 
level [5]. 
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Fig. 2.7:   Pulse discrimination process in discriminator [5] 
 
2.8.4 Counters & Timer  
 
Counters & Timer are used for counting the logic signal from the discriminator for certain 
interval time (counting time). The user sets the counting time through the timer in order of 
seconds, minutes or hours.  
 
SCA mainly consists of HVPS, detector, amplifier, discriminator, counter and timer block. 
Without this block some extra circuits are included in SCA design such as preamplifier, latch 
and driver of LCD etc. Overall objective of this complete system is identification of ionizing 
radiation.    
 
2.9 Conclusion 
 
In this chapter we have learnt theoretically about radiation & its background, radiation 
detector and nuclear counting system which will be helpful to develop nuclear counting 
system.  
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3.1 Introduction 
 
This chapter describes about the FPGA, its internal architecture, characteristics, uses and 
introduction to VHDL, its construct, FPGA programming etc. 
 
3.2 FPGA 
 
FPGA (Field Programmable Gate Array) devices can make reconfigurable hardware which is high 
precision and faster. It is digital integrated circuit (IC) that contains configurable 
(programmable) blocks of logic along with configurable (programmable) interconnects 
between these blocks. Fig. 3.1 illustrates FPGA and its internal blocks. 
 
    
 3.1:   FPGA and its Internal Block 
 
In 1984, Xilinx designed this new class of IC: field-programmable gate array (FPGA). “Field 
programmable” portion of FPGA’s name refers to the fact that its programming takes place 
“in the field”, which means that FPGA is configured in the laboratory. The first FPGA were 
based on CMOS and used SRAM cells for configuration purposes. Early design were based 
on a 3-input Look Up Table (LUT) in the Programmable Logic Block. Depending on the 
way they are implemented, some FPGAs may only be programmed a single time, while 
others may be programmed over and over again. Design Engineer configures (programs) this 
device to perform a tremendous variety of tasks [6]. 
 
3.2.1 Internal architecture of FPGA 
The core building block in a modern FPGA from Xilinx is called Logic Cell (LC). The 
Spartan-3 has 4-input LUT. 
 
Programmable 
interconnect 
Programmable 
logic blocks 
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    Fig.  3. 2:   Simple programmable logic block 
 
A Slice contains two Logic Cells. CLB is a single configurable logic block connected to 
other CLBs using programmable interconnect. Each CLB can contain two or four slices.  
 
 
 
Fig. 3.3:   A Slice containing two Logic Cells of Xilinx FPGA 
 
FPGA includes relatively large chunks of embedded RAM called e-RAM or block RAM. 
The capacity of the block RAM can be varied from few hundred thousand bits to several 
million bits depending on the chip. The block can be used for a variety of purposes. Some 
FPGAs provide embedded adder blocks, and it may include embedded MAC (Multiply and 
Accumulate). Some FPGA also have in addition to RAM, Multipliers, a hard embedded 
Microprocessor. All synchronous elements inside FPGA need to be driven by an outside 
clock signal. A clock tree, connect the clock signal to all the registers in the CLBs [6].  
 
 
3.2.2 Characteristics of FPGA 
FPGAs can be specified and compared using the following: 
3-input
LUT
a
b
c
flip-flop
clock
mux
y
q
d
Simple programmable logic block
16-bit SR
16x1 RAM
4-input
LUT
LUT MUX REG
Logic Cell (LC)
16-bit SR
16x1 RAM
4-input
LUT
LUT MUX REG
Logic Cell (LC)
Slice
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Number of Logic Cells (number of 4-input LUT’s and associated flip-flop), Number (and 
size) of embedded RAM blocks, Number (and size) of embedded Multipliers, Number (and 
size) of embedded adders, Number (and size) of MACs, Availability of hardware embedded 
microprocessor cores, Number of I/O pins [6]. 
 
3.2.3 Uses of FPGA 
 
As FPGA is a reconfigurable hardware and software control then it is used for various 
instrument design and control system. FPGAs can contain embedded Multipliers, dedicated 
arithmetic routines, large amount of on-chip RAM and with all these connected together it 
can outperform the fastest DSPs. FPGAs are becoming increasingly attractive for embedded 
control applications such as physical layer communications, FPGAs are used as a glue logic 
that interfaces the physical layers communication chips and high level networking protocols 
layers [6]. 
 
3.3 Introduction to VHDL 
 
All the components of SCA have been designed by FPGA using VHDL, Xilinx ISE Design 
suite 9.2. 
 
VHDL means: VHDL = VHSIC Hardware Description Language & VHSIC = Very 
High Speed Integrated Circuit. 
 
VHDL was designed as a general hardware description and simulation language. It has a 
very complex syntax which includes also all kind of IO operations available on computer 
systems. 
VHDL used for the programming of “Field Programmable Gate Arrays” (FPGA) uses only a 
subset of the complex VHDL syntax. This subset is called RTL (Register Transfer Logic). 
VHDL modules using this subset only can be placed and routed into a real hardware FPGA. 
It was originally sponsored by the U.S. Department of Defense and later transferred to the 
IEEE (Institute of Electrical and Electronics Engineers). The language is formally defined by 
IEEE Standard 1076. The standard was ratified in 1987 (referred to as VHDL 87) and 
revised several times. We use a simple comparator to illustrate the selection of a VHDL 
program. The description uses only logical operators and represents a gate-level 
combinational circuit, which is composed of simple logic gates [7].  
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3.3.1 VHDL Constructs 
 
 
 
Fig. 3.4:   Entity and Architecture of VHDL 
 
3.3.2 Basic VHDL Programming 
 
Entities  
The entity describes the ports of the chip under design. The ports are the real-world pins, 
which connects the FPGA to the external hardware signals. 
entity Chip Name is port  
( 
 SignalName : IN / OUT / INOUT  std_logic (_vector) 
 ); 
end Chip Name; 
IN:  An electrical signal comes from an external device into the FPGA 
OUT:  the FPGA drives a signal out to an external device 
INOUT: the signal (data) on this line can flow in both directions. 
This is mostly used to create a bus for connection to a Microprocessor.  
 
Architectures 
 
The architecture describes the behaviour of a certain chip. This is where we place the logic 
equations and where we “program” our chip. 
architecture ArchitectureName of ChipName is 
 -- declare internal signals and components here 
begin 
 -- describe the chip behaviour here 
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 -- using Processes and logic equations 
end ArchitectureName; [7] 
 
 
3.3.3 FPGA Programming step 
 
FPGA Programming steps are as follows: 
 
 Translates register-transfer-level (RTL) design into gate-level netlist  
  Restrictions on coding style for RTL model 
  Place the required logic in the CLBs  
  Generate a programming file 
 
     
 
Fig. 3.5:   View of FPGA Programming step 
 
All the units of SCA system has been designed by FPGA using VHDL. These units were described in 
VHDL-modules and synthesized by Xilinx ISE Design suite 9.2. In VHDL designs for user 
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constraints have to mention the real location of the used hardware components. After simulation 
design summery and I/O Pin Planning RTL schematic design of the system is generated. Through 
ISE iMPACT process [Boundary Scan] is completed and finally the design has been implemented on 
Xilinx Spartan-3E Starter board.  
 
 
 
3.4 Conclusion 
 
From this chapter we have learnt about FPGA, VHDL programming and use of Xilinx ISE 
Design suite 9.2 for FPGA programming and we are going to apply this knowledge for 
developing VHDL code of FPGA based SCA. 
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4.1 Introduction 
This chapter explains on the different section of FPGA based nuclear counting system, 
software development and schematic design after simulation. 
 
4.2 Design Scenario for FPGA based Nuclear Counting System 
 
Nuclear counting system is used to detect and monitor radiation level. This system includes 
detector, preamplifier, High Voltage Power System (HVPS) and FPGA based SCA section. 
A detector is Geiger Muller (GM) tube having a thin end window (e.g. made of mica), a high 
voltage supply for the tube, a preamplifier to amplify the electrical pulses which detected by 
the GM tube. Our work consists of designing and developing the part of the system enclosed 
by the inner rectangle in Fig. 4.1. In this design Gain amplifier and Analog to Digital 
Converter (ADC) again amplify those pulses which come from preamplifier and shape for 
discriminator. Discriminator has a function to discriminate the analog incoming pulses, 
which comes from the amplifier. The discriminator will also produce a TTL logic signal, 
when the incoming pulse fulfills the energy range criteria, which is defined by the user 
selectable lower and upper level. Counters are used for counting the logic signal from the 
discriminator for certain interval time (counting time). User sets the counting time through 
the timer in order of seconds, minutes or hours.  
 
   
    
 Fig. 4.1:   Block diagram of the FPGA based Nuclear Counting System 
   
  
30 
 
 
Specifications of the developed FPGA based SCA systems are as follows. 
 
 
Table 4.1 Specification of the developed FPGA based SCA system  
 
Sl. No. Components name Quantity Description 
1. Detector (GM Tube) 1 Halogen GAS Model 712 
2. 
 
HVPS 1 550 Volt 
3. 
 
Preamplifier 1 From Gm counter circuit 
4. Xilinx FPGA 1 
 
XC3S500E FG-320Spartan-3E FPGA 
♦ Up to 232 user-I/O pins 
♦ 320-pin FPGA package 
♦ Over 10,000 logic cells 
5. ADC 1 LT1407A 
6. 
Programmable-gain 
amplifier 
1 LTC6912 
7. Clock oscillator 1 50 MHz Oscillator CLK_50MHz: (C9) 
8. LCD 1 Character LCD 
9. LED 8 Eight discrete LEDs 
    
 
4.3 Setting of High Voltage of the Detector 
 
High Voltage is a vital part of Nuclear Counting System. High Voltage Power Supply 
(HVPS) is used for the detector (Geiger Muller Tube) which is adjusted to get better 
detector performance. By plateau measurement the voltage is varied from 400 V to 600 
V in step of 50 V with the source kept at a distance of 18 cm from detector. Three counts 
have been taken for different voltages which are shown next page in Table 4.2. Fig. 4.2 
shows and plateau measurement curve drawn using the average count per minute (CPM) 
data for different voltages, taken from Table 4.2 in next page. From the table and Graph 
in the next page it is shown that from 500 to 600 Volts we get higher counts 56 and 57 
CPM respectively. There is very little difference between two counts. As we can get the 
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better performance (counts) at 550 volts than 600 volts so it will be set as the detector 
voltage. Because at lower voltage and higher performance is better for SCA system and 
will also consume low power for the system.  
Table: 4.2  Detector (GM Tube) Plateau measurement for different voltage 
 
No. of 
obs. 
Applied 
Voltage(Vo
lt) 
Count 1 
(CPM) 
Count 2 
(CPM) 
Count 3 
(CPM) 
Average Count per 
min (CPM) 
1 400 42 47 51 46.67 
2 450 46 50 59 51.67 
3 500 54 58 50 54 
4 550 53 59 56 56 
5 600 52 56 63 57 
  
         
       
 Fig. 4.2:   GM Tube Plateau measurement curve for setting High Voltage of detector 
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As can be seen in the Fig. 4.2 at 550 volt we get best counts. Therefore in this design high 
voltage is adjusted at 550 for better performance of GM Tube (Halogen GAS Model 712). 
Fig. 4.3 shows the block diagram of GM Counter. Preamplifier of Nuclear Counting system 
has two functions, shaping and amplifying the electric pulses from detector. The peak of 
exponential pulses from detector is too sharp to be measured or distinguished and the tail is 
too long. So, they have to be shaped as Gaussian pulses, which are more flat at the peak and 
do not have such a long tail. In our design the output of preamplifier at Test Point (TP2) 
which is 5 volt is collected from GM counter  Fig.4.3 and this voltage is processed into 1.6 
volt at processing circuit then fed to ADC of FPGA based SCA system.  
 
 
 
 
 
 
 
 
 
    
 
Fig. 4.3:    
 
 
Block diagram of GM Counter (Model – 924) 
 
   4.4 The proposed FPGA based SCA system 
 
This section present a description of the various components of the proposed FPGA based 
SCA system as shown in Fig. 4.4. In this design gain amplifier and ADC are configured by 
FPGA. This communication is Serial Peripheral Interface (SPI) which connects the FPGA to 
GM (Tube) 
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Multi 
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IC2 
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major external devices, gain amplifier and ADC. The other components in the developed 
system have been designed by FPGA using VHDL code. 
 
Fig. 4.5:   Block diagram of FPGA based SCA system 
4.3  Gain Amplifier and ADC 
The Spartan-3E Starter Kit board includes an SPI-compatible, two channels Analog-to-
Digital Converter (ADC) and a Gain amplifier (programmable scaling pre-amplifier) which 
works as analog IO is shown in Fig. 4.6.(a).  
 
Fig. 3.4.1(a):   Detail view of analog IO circuit [1]  
 
   The analog IO circuit consists of a Linear Technology LTC6912-1 programmable gain 
amplifier that scales the incoming analog signal on header J7 Fig. 3.4.1(a). The output of pre-
amplifier connects to a Linear Technology LTC1407A-1 ADC [1]. Both the pre-amplifier and 
the ADC are serially programmed or controlled by the FPGA. Fig. 3.4.1(b) shows detailed 
transaction timing. The AMP_CS signal is the active-Low slave select input to the amplifier. 
The analog IO circuit converts the analog voltage to a 14-bit digital representation [9]. 
 
 
 
Fig. 4.4:   Block diagram of FPGA based SCA system 
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Fig. 4.5: Analog-to-Digital Conversion Interface [9] 
 
 
4.4.1 Gain Amplifier and ADC 
 
The AD_CONV signal is not a traditional SPI slave select enable. Enough SPI_SCK clock 
cycles has to be provided so that the ADC leaves the SPI_MISO signal in the high-
impedance state. The ADC 3-states its data output for two clock cycles before and after each 
14-bit data transfer. Table: 4.3 lists the interface signals between the FPGA and the 
amplifier. The SPI_MOSI and SPI_SCK signals are shared with other devices on the SPI 
bus. The AMP_CS signal is the active-Low slave select input to the amplifier [9]. Above 
Fig. 4.5 shows the details Analog-to-Digital Conversion Interface. 
 
Table: 4.3 Amplifier interfacing signals [9] 
 
Signal 
FPGA  
Pin 
Direction Description 
SPI_MOSI T4 FPGA → AD 
Serial data: Master Output, Slave Input. 
Presents 8-bit programmable gain settings. 
 
AMP_CS N7 FPGA → AMP 
Active-Low chip-select. The amplifier 
gain is set. When signal returns High. 
 
SPI_SCK U16 FPGA → AMP Clock 
 
AMP_SHDN P7 FPGA → AMP Active-High shutdown, reset 
 
AMP_DOUT E18 FPGA → AMP 
Serial data. Echoes previous amplifier gain 
settings. Can be ignored in most 
applications. 
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The AD_CONV, SPI_MISO, and SPI_SCK signals are the bus interface signals between the 
FPGA, ADC and the gain amplifier shown in Table: 4.4. When the AD_CONV signal goes 
high, the ADC simultaneously samples both analog channels. The results of this conversion 
are not presented until the next time AD_CONV is asserted, a latency of one sample. The 
maxim sample rate is approximately 1.5 MHz. The ADC presents the digital representation 
of the sampled analog values as a 14-bit, two’s complement binary value [9]. 
 
Table: 4.4 ADC interfacing signals [9] 
 
Signal 
FPGA  
Pin 
Direction 
Description 
 
SPI_SCK U16 FPGA → AMP 
Clock 
 
AD_CONV P11 FPGA → ADC Active-High shutdown, reset 
SPI_MISO N10 FPGA → ADC 
 
Serial data: Master Input, Serial Output. 
Presents the digital representation of  the 
sample analog values as two 14-bit two’s 
complement binary values. 
 
  
4.4.2 Discriminator 
 
When the ADC output value is between higher than lower threshold value Lower Level 
Detection (LLD) and lower than higher threshold value Upper Level Detection (ULD), then 
pulse detector gives the peak found signal to the counter to increase the count value. In this 
design ULD and LLD is set LLD = 800 mV and ULD = 1600 mV respectively. 
 
4.4.3 Counter 
 
When pulse detector finds peak, it provides a peak found signal to the counter and as a 
result, count value increases. Two 16 bit counters are used in counter circuit. One of the 
counters counts over a period of one minute and stores the counting value in register and 
another one is used for total count. 
 
4.4.4 Timer 
Spartan 3E, Starter board includes a 50MHz oscillator with a 40% to 60% output duty cycle. 
In this design 16 bit Counter is used for count pulse and data held in Latch [9]. 
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4.4.5 Display 
 
Finally the stored counting values are given to LCD through Latch and BIN to BCD counter. 
In addition, maximum peak value, total counts and counts per minute are also displayed to 
LCD through LCD driver circuit.  
 
 4.5 Software description 
 
 Associate firmware of the SCA system has been developed by Xilinx ISE Design suite 9.2 
using VHDL code and tested on Xilinx Spartan 3E Starter board. 
 
4.5.1 View of RTL Schematic design of FPGA based SCA system 
 
The RTL schematic with all entities and components of SCA design is shown in the 
following Fig. 4.6 is generated after simulation in VHDL at Xilinx ISE Design suite 9.2. 
 
  
                
   
           Fig. 4.6:   RTL Schematic after simulation 
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4.5.2 Flow diagram of VHDL code of FPGA based SCA system 
 
The next page in Fig. 4.7 shows the flow diagram of FPGA based SCA system. In VHDL 
programming, the first step is to declare library. In our design IEEE, Arithmetic & Un-sign 
libraries have been declared. In the Next step, entity for different ports as input, output, 
signal & its type of Analog IO, Pre divider and peak detector, Counter, Latch and Bin to 
BCD Counter are declared. Other devices connected to SPI bus should be disabled during 
SPI communication. Only communication is done between FPGA to ADC and gain 
amplifier. Then different processes for Analog IO, Pre divider, peak detector, Counter, Latch 
and Bin to BCD are called within the main program.  
 
Clock process: 50MHz clock frequency is used in Xilinx Starter board which is very fast 
then it is divided into 25MHz for decreasing execution speed. 50MHz is pre divided into 1 
sec for reset counter through Pre divider process. Analog IO process: when Amplifier chip 
select is low and on the clock rising edge amplifier capture data on SPI MOSI then 32 bit 
digital data is transfer at ADC output. In pPeak Process, when pulse detector finds peak, it 
provides a peak found signal to the counter. Counter counts the peak signals of one minute 
during pCount Process to get rate of counting (CPM) and this count is hold in latch during 
latch process. To get total number of pulse during on condition of system, Process Total 
Count is used. For binary to BCD representation pBinBCD, Tot Count Process and finally 
display on LCD pLCD Process is developed. 
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                         Fig. 4.7:   Flow diagram of VHDL code of FPGA based SCA system 
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4.5.3 Schematic design of FPGA based SCA 
 
 The schematic designed of FPGA based SCA is automatically generated by VHDL at Xilinx 
ISE Design suite 9.2 has been shown in Fig. 4.8  
 
 
Fig. 4.8:   Schematic designed of FPGA based SCA 
 
4.5.4 Design Summery of SCA system 
  The design summery of FPGA based SCA has been automatically created after simulation. 
There are three parts in design summery, 1
st
 part is details of  SCA project status, 2
nd
 is 
partition summery and last part is detailed description of device utilization where total 
number of flipflop, look up tables (LUT), slice and logic distribution are explained below. 
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Fig. 4.9:  Design Summery of SCA system after simulation 
 
4.6 Conclusion 
In this chapter firstly all part of developed FPGA based SCA system has been described then 
simulated schematic design, flow diagram of the developed VHDL code and design 
summery has been presented. 
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5.1 Introduction 
 
This chapter discusses the results obtained when the system was tested. It starts with the 
signal obtained from the detector, ADC then peak detector of FPGA based SCA system and 
finally displays radiation counts in LCD. The results of the developed system compared with 
commercial system and also it shows the full development system. 
 
5.2 Performance Evaluation 
 
  After every system design performance evaluation is necessary. For performance assessment 
of the developed FPGA based SCA system has been compared with commercial Survey 
Meter (GAMMA-SCOUT). A radioactive point source 
137
Cs is used for getting result.  
 
All types of ionizing radiation are controlled by three ways: Time, Distance and Shielding. 
Distance is a prime concern when dealing with gamma rays, because they can travel long 
distances. The farther away people are from a radiation source, the less is their exposure. It 
depends on the activity of the source and dose rate. In this work, distance parameter has been 
considered for measurement.    
   
As radiation is harmful, some care and precaution should be taken while carrying out the 
experiment. After experiment the source must be kept in a well shielded container and 
placed the container in a safe distance. Tongs must be used always for handling radioactive 
source. In the time of experiment had to use a digital pocket dosimeter for observe personal 
dose. Radiation source must be kept away from the human body as possible. For the use of 
radioactive source we should follow the ALARA (As Low As Reasonably Achievable) 
principal. Following the above consideration performance study has been completed. 
 
[5.3 Experimental Setup 
 
Block diagram of hardware setup has been shown in the following Fig. 5.1. For this setup 
radioactive point source Cs-137 is placed in front of detector (GM Tube) of GM Counter. 
Preamplifier output 5V (at point TP2) from GM detector is processed into 1.6 V and then fed 
to the input of ADC of FPGA based SCA. When the ADC output value is between LLD and 
ULD then counter counts those values over a period of one minute and stores the counting 
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value in register. Finally the stored counting values are given to LCD through other 
necessary circuits.  
 
 
  
  Fig. 5.1:   Block diagram of Experiment Setup 
 
Developed FPGA based SCA system is implemented in Xilinx Spartan 3E, Starter board has 
been shown in following Fig. 5.2. Radioactive point source 
137
Cs (red box) is placed in front 
of detector at a distance of 18 cm from the detector and this distance is varied. Developed 
FPGA based SCA has been compare with commercial survey meter Gamma Spout (yellow 
colour). When radiation hits the glass window of detector then detector converts this 
radiation into electric pulses and gives the output of preamplifier then FPGA based SCA 
system and finally provides radiation counts at LCD display.  
 
Preamplifier output at TP2 point (5V) of GM Counter is shown in Fig. 5.2 which is fed to 
the input of ADC of FPGA based SCA through processing circuit. Output from the 
preamplifier is fed to ADC of FPGA based SCA through processing circuit. During the 
different stages of SCA and finally radiation counts has been displayed at LCD in CPM, 
Total count and Max value. Survey Meter (GAMMA-SCOUT) was placed at a fixed point 
and the distance of radioactive point source 
137
Cs was varied in cm. 
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Fig. 5.2: Total System of Nuclear Counting System 
 
 5.4 Results 
         Table: 5.1 Comparison of developed FPGA based SCA system with commercial Survey meter 
No. of 
Obs. 
Distances   
in cm 
Commercial Survey         
meter 
 
 
      Developed  
FPGA Based 
System CPM C2 
 
% Difference 
 
𝐂𝟏 − 𝑪𝟐
𝐂𝟏
× 𝟏𝟎𝟎 
 
Standard Deviation    
=  
𝟏
𝑵
 (𝑨𝟏
𝟐 + 𝑨𝟐
𝟐 + 𝑨𝟑
𝟐 +⋯ )  µSv h
-1 
 
in CPM 
(1 µS h
-1
 =   
   100CPM) C1 
1. 18 0.56 56 57 
-1.78571 
 
 
 
 
 
 
 
 
 
 
3.248905 
2. 16 0.61 61 63 -3.27868 
 
3. 14 0.93 93 93 0 
4. 10 1.28 128 125 2.34375 
5. 8 1.38 138 130 5.797101 
6. 6 1.68 168 165 1.785714 
7. 5 2.20 220 225 -2.27273 
8. 4 2.57 257 255 0.77821 
9. 3 2.90 290 300 -3.44828 
10. 2 3.49 349 349 0 
  
 
Xilinx Spartan3E,  
Starter board 
   
Variable Distances  
           in cm 
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This system has been compared with other commercially system (Survey  Meter GAMMA- 
SCOUT) considering distance in cm and uses gamma point source (
137
Cs) as demonstrated in 
Fig. 5.2. The results are continuous changeable because the radiation intensity is random in 
time, following the Gaussian or normal distribution. So, if we carry out repetitive 
measurements of radiation intensity with the same condition, we will not get the same result. 
There will be a fluctuation between those values [13] 
 
Table: 5.1 shows the radiation counts in one minute which are collected from the two 
systems, developed FPGA based SCA system and commercially available survey meter 
(Gamma Scout) for different distance of the source from the detector.  From observation of 
table some radiation counts of commercial system is higher than developed FPGA based SCA 
system and some counts is lower. Finally Standard Deviation is 3.248905   
 
 
  
      Fig. 5.3:   Two results are compared and shown in chart 
 
 
Fig. 5.3 shows the radiation counts obtained from two systems, the FPGA based Nuclear 
Counting System and Survey Meter (GAMMA-SCOUT), in cpm. The survey meter gives 
data in µSv h
-1
 which is converted in cpm for the convenience of comparison. FPGA 
system is showing almost similar result with commercial system. For fluctuating results, it 
is recommended that for low range activity, average of the maximum and minimum 
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radiation count is acceptable. I have used the cubic fitting equation for the two counts in 
Fig.5.3.  
Y = P1 ∗ X3 + P2 ∗ X2 + P3 ∗ X + P4 ………………………….5.1 
 
The deviation is the measurement data as obtained from the two methods is also shown in  
Table 5.1 as % difference which is calculated as, 
 
% Difference =   
Commercial  System −Develope  System   
Commercial  System
× 100%.......  5.2 
 
For most cases deviation is within 3% with a standard deviation of  
 
Standard Deviation   = 
𝟏
𝑵
  (𝑨𝟏
𝟐 + 𝑨𝟐
𝟐 + 𝑨𝟑
𝟐 +⋯ )  …………… 5.3 
 
 5.5 Discussion   
 
In this work has given attention to the design, simulation and implementation of FPGA 
based Nuclear Counting System. To do this work, it is observed that radiation counts are 
always changeable. Another difficulty faced in this work, is the unavailability of detector 
also during measurement of radiation at have to care of experiment time since it is harmful 
for human and environment. Except for these difficulties, as our design is FPGA based so 
the system has flexibility to configure hardware and it can replace complex analog nuclear 
counting circuitry.  
 
5.6 Conclusion 
 
The thesis is an implication of modern radiation monitoring system which is necessary for 
environment and creatures. 
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An FPGA based Single Channel Analyze system has been developed and tested for nuclear 
radiation counting. The designed FPGA based system has flexibility to configure 
hardware. In traditional system, SCA design needs individual circuit for amplifier, 
discriminator, counter and timer but in FPGA based system it is possible to design all these 
circuits in a single system as an integrated device. This FPGA based system can replace 
complex analog SCA circuitry.  
 
 
Results have been compared for several times. Results of FPGA based system has been 
compared with the commercial Survey Meter and their results are approximately same. A 
radiation count normally varies at low range of activity. These counts are continuous 
changeable because the radiation intensity is random in time, following the Gaussian or 
normal distribution. So, if we carry out repetitive measurements of radiation intensity with 
the same condition, we will not get the same result. So, it is recommended that at low 
range of radiation count, average of the minimum and maximum count be taken. This 
developed nuclear radiation (especially gamma radiation) counting system may be used for 
diagnostic purposes in medical and research purpose in laboratory.  
 
Future objective of this work is to develop detector circuitry including PC based data 
acquisition system through USB port using LabVIEW. Because of radiation hazards so 
many diseases occur and in the long run death. For growing awareness in the people about 
radiation, it is needed to develop facility available for radiation detection and monitoring. 
In order to meet the above requirements a precision, portable and fast FPGA based nuclear 
counting system should be designed and developed.  
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Appendix A 
 
Programing in Software Xilinx ISE design suite 9.2 
To make a program takes just a few steps 
 “Getting Started” 
  “Create a New Project” 
  “Create an HDL Source” 
  “Design Simulation” 
  “Create Timing Constraints” 
  “Implement Design and Verify Constraints” 
  “Reimplement Design and Verify Pin Locations” 
  “Download Design to the Spartan™-3 Demo Board” 
Getting Started 
Software Requirements 
To use this tutorial, must have to install the following software: 
 ISE 9.2i 
Hardware Requirements 
To use this tutorial, must have the following hardware: 
 Spartan-3E Startup Kit, containing the Spartan-3E Startup Kit Demo Board 
Starting the ISE Software 
To start ISE, double-click the desktop icon, or start ISE from the Start menu by 
selecting and shows the following view. 
 
 
 
Fig. 1:   View of Xilinx ISE 
 
Start → All Programs → Xilinx ISE 9.2i → Project Navigator 
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Accessing Help At any time during the tutorial, can access online help for 
additional information about the ISE software and related tools. 
To open Help, do either of the following: 
• Press F1 to view Help for the specific tool or function that you have selected or 
highlighted. 
• Launch the ISE Help Contents from the Help menu. It contains information   
  about creating and maintaining your complete design flow in ISE and shows the  
  following window. 
 
 
 
Fig. 2:   View of ISE Help Contents Xilinx ISE 
 
ISE Help Topics 
Create a New Project 
Create a new ISE project which will target the FPGA device on the Spartan-3 Startup Kit 
Demo board. 
To create a new project: 
1. Select File > New Project... The New Project Wizard appears. 
2. Type tutorial in the Project Name field. 
3. Enter or browse to a location (directory path) for the new project. A tutorial 
Subdirectory is created automatically. 
4. Verify that HDL is selected from the Top-Level Source Type list. 
5. Click Next to move to the device properties page. 
6. Fill in the properties in the table as shown below: 
♦ Product Category: All 
♦ Family: Spartan3E 
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♦ Device: XC3S500 
♦ Package: FG320 
♦ Speed Grade: -4 
♦ Top-Level Module Type: HDL 
♦ Synthesis Tool: XST (VHDL/Verilog) 
♦ Simulator: ISE Simulator (VHDL/Verilog) 
♦ Verify that Enable Enhanced Design Summary is selected. 
Leave the default values in the remaining fields. 
When the table is complete, project properties will look like the following Fig. 3. 
 
 
         
Fig. 3:   View of Xilinx ISE Project Device Properties 
 
7. Click Next to proceed to the Create New Source window in the New Project 
Wizard. At the end of the next section, new project will be complete. 
 
 
Create an HDL Source 
In this section, will create the top-level HDL file for design. Determine the language 
that wishes to use for the tutorial. Then, continue either to the “Creating a VHDL 
Source” section below, or skip to the “Creating a Verilog Source” section. 
Creating a VHDL Source 
Create a VHDL source file for the project as follows: 
1. Click the New Source button in the New Project Wizard. 
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2. Select VHDL Module as the source type. 
3. Type in the file name AND_gate. 
4. Verify that the Add to project checkbox is selected. 
5. Click Next. 
6. Declare the ports for the counter design by filling in the port information as shown     
below: 
 
 
 
Fig. 4:   View of port information of Xilinx ISE 
 
Define Module 
7. Click Next, then Finish in the New Source Information dialog box to complete the  
    new source file template. 
8. Click Next, then Next, then Finish. 
    The source file containing the entity/architecture pair displays in the Workspace,  
     and the AND_gate  displays in the Source tab, as shown below in Fig. 5. 
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Fig. 5:   View of New Project in ISE 
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Appendix B  
 
FX2 Expansion Header, 6-pin Headers, and Connector less Probe Header 
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 Voltage Regulators  
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FPGA Configurations Settings, Platform Flash PROM, SPI Serial Flash, JTAG 
Connections 
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 FPGA I/O Banks 2 and 3 
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Power Supply Decoupling 
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XC2C64A Cool Runner-II CPLD 
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Linear Technology ADC and DAC 
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   Intel Strata Flash Parallel NOR Flash Memory and Micron DDR SDRAM 
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Buttons, Switches, Rotary Encoder and Character LCD
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Appendix C 
VHDL code for Firmware of SCA 
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VHDL Code of ADC and DAC 
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VHDL Code of Counter Enable Overflow 
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VHDL Code of LCD Driver  
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VHDL Code of Bin 16 to BCD 
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Code of Rotary Counter 
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Pining User Constrains File
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